module Register(
iClk,
iIn,
oOut
);
input iClk;
input [7:0] iIn;
output [7:0] oOut;
reg [7:0] Mem;
assign oOut = Mem;

always @(posedge iClk)
	begin
		Mem <= iIn;
	end
endmodule
